Abstract-A physical-based analytical expression for the drain saturation voltage V Dsat of polycrystalline silicon (poly-Si) thinfilm transistors (TFTs) is derived. V Dsat is found to be dominated by the grain boundary potential barrier modulation effect, which can be readily estimated from the device transfer characteristic. Straightforward prediction of V Dsat values at arbitrarily given gate voltages based on the proposed formula is demonstrated for both low temperature and high temperature processed poly-Si TFTs in either n-or p-type. The prediction agrees well with experimentally determined V Dsat value. Derivation of the expression is based on our previously proposed analytical ON-state drain-current model for poly-Si TFTs, with no empirical factors included.
I. INTRODUCTION

W
ITH THE rapid development of new polycrystalline silicon thin-film transistor (poly-Si TFT) technologies, TFT device modeling [1] - [6] becomes increasingly important to practical applications of poly-Si TFT-based circuits. Drain saturation voltage V Dsat is one of the key parameters for modeling of device output characteristics. For "ideal" MOSFETs, V Dsat = V g − V t ≡ V gt , where V t is the gate bias when channel inversion just occurs. By including some first-order effects in MOSFETs, namely carrier velocity saturation and transverse field (E eff ) dependent mobility degradation effect, analytical formulas are derived for V Dsat prediction [7] - [9] . These formulas are equivalent and calculated V Dsat values are close. Sometimes for simplicity, a "saturation factor" α is introduced to define V Dsat by V Dsat = V gt /α [8] , [9] . α equals 1 for "ideal" MOSFETs and becomes slightly larger than 1 due to the nonideal first-order effects. Here, the physical basis of the saturation factor is clear.
For poly-Si TFTs, however, there is still no generally accepted analytical formula for V Dsat prediction. Instead, some previous studies [1] , [2] knowing the physical basis of α in TFTs, it can only be obtained by fitting the experimental output curve at some specific V g . In practice, α is found to be V g dependent and usually considerably larger than one [2] , [6] . Therefore, straightforward prediction of V Dsat before measuring the corresponding output characteristic is not possible in this approach. In other previous works [3] - [5] , without introducing α, V Dsat was obtained numerically [4] , [5] or through an expression very close to that for MOSFETs [3] . With a number of fitting parameters involved there, prediction of V Dsat was not able to be addressed.
Up to now, a physical-based analytical formula enabling the straightforward prediction of V Dsat of poly-Si TFTs is still absent, and is therefore highly desired. Recently, we developed a physical-based analytical ON current model for poly-Si TFTs [6] , where the physical basis of α has been clarified. It is shown that three effects, V g dependent grain boundary (GB) potential barrier modulation, E eff dependent mobility degradation and carrier velocity saturation contribute to its nonideality. This may provide an approach for straightforward prediction of V Dsat . Unfortunately, the expression for α is a rough estimation that includes four physical parameters. In practice, α still has to be empirically used as a fitting parameter. In this letter, we propose for the first time a physical-based analytical formula enabling the straightforward calculation of poly-Si TFTs' V Dsat at arbitrarily given V g . The given expression contains only two parameters, both of which are physical explicitly defined and can be readily obtained before measuring actual output characteristics. It is derived by further developing our previous model to precisely describe the drain saturation region. Its applicability is demonstrated on different poly-Si TFTs made from various processes.
II. DRAIN-CURRENT MODEL
At some point y (where the drain voltage drop is V c ) along the inversion channel of poly-Si TFTs, E eff controlled mobility degradation is modeled as [10] 
where µ 0 is intra-grain carrier mobility free of surface scattering, and E crit the critical field for mobility degradation, and ν = 1 for holes or 1.6 for electrons [10] . E eff is controlled by the channel inversion charge sheet density Q inv [11] , [12] 
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S is a constant relating to GB trap areal density [13] . It reflects GB barrier modulation effect and can be experimentally extracted.
Following gradual channel approximation (GCA), I D at a fixed V D is given by:
where v c is carrier velocity at some point y along the channel. Taking the velocity saturation effect into consideration, v c is modeled as [9] , [14] 
where v sat is the carrier saturation velocity. Combining all the above equations into (4), and integrating it from the source y = 0 to the drain y = L, one obtains 
where
, according to the mean value theorem for integration, there always exists an x 0 ∈ (0, V D /V gt ) so that f (x 0 ) can be taken out from the integral. Therefore, I D is finally derived as
Parameter δ defines a position in the inversion channel where local mobility equals µ eff . Thus, it could be named "average mobility parameter." This I D expression is similar to most forms for MOSFETs and TFTs, except for the modified mobility term. Three important mechanisms, namely, velocity (11) and (12), and Vgt are compared to the experimentally extracted V Dsat . Dashed lines are fitting curves based on channel length modulation after saturation.
saturation, mobility degradation and GB barrier modulation are accurately incorporated. The derivation is purely based on GCA without any other approximations made.
III. DRAIN SATURATION VOLTAGE
The output characteristic is modeled based on the above I D model. At a fixed V g , with increasing V D to V Dsat , pinchoff occurs at the drain end. Drain-current wherein defines the saturation current I Dsat , which still observes (7)
By fitting the measured output curve at a given V g before saturation, V Dsat can be experimentally extracted as the V D position at which the fitted I D curve reaches maximum [9] , as shown in Fig. 1 . Apparently, this approach is not straightforward and V Dsat cannot be obtained without measuring and fitting each output curve. The accuracy of the method depends on the curve fitting.
To derive an analytical form for
V Dsat is the solution of (9) In the above equation, dimensionless coefficient κ is related to velocity saturation (E sat ); ξ is a combination of average mobility parameter δ with GB barrier modulation (S) and mobility degradation effect (β). Parameter S is extracted as the slope of ln µ eff or ln(I D /V gt ) versus −1/V gt plot; and E crit is obtained by fitting the V g dependence of µ eff [6] . δ and E sat are extracted by fitting the output curve before saturation. In addition, δ is weakly V D dependent and its differential δ is estimated by fitting transfer curves at various V D . Since both coefficients are V D dependent, the V Dsat solution (10) is implicit and must be calculated through iteration. The value V gt is ideal to be taken as the initial solution for the iteration. As listed in Table I , calculated V Dsat is within 1% error compared to experimentally extracted value. Since complicated procedures need to be followed to extract all parameters before V Dsat calculation, it is worth to observe which factor is dominant. In (10), neglect GB barrier modulation (S = 0), V D dependence of δ(δ = 0), mobility degradation (β = 0) or velocity saturation (κ = 1), respectively, the corresponding V Dsat value/deviations are compared in the Table. Significant deviation caused by setting S = 0 is in contrast to the small error introduced by the other three approximations. It clearly indicates that GB barrier modulation is the dominant factor deciding the V Dsat . Interestingly, the overall error contributed by the three approximations can largely offset. Therefore, setting β = 0, κ = 1 and δ = 0 simultaneously, a much simplified V Dsat expression with reasonable accuracy is obtained
Although only GB effect is included and two parameters S and δ involved in (11), the calculated V Dsat is within 3% deviation from experimental values. S is a GB related parameter independent of V g , while δ still weakly depends on V g . In modeling, δ can be accurately obtained by fitting the output curve at specific V g . Fortunately, as an average mobility parameter, δ is nearly a constant. All δ values from 4 different types of TFTs are found to fall within 0.35 ∼ 0.45. For a certain kind of device, an average δ value from such device can be used for V Dsat prediction. As shown in the table, straightforward V Dsat prediction based on fixed δ value can typically have 4%, or in the worst condition, 9% deviation. It should be acceptable for many practical applications. In (10), if only velocity saturation is included, i.e., ξ = 0, the V Dsat solution reduces to a standard form for MOSFETs [9] V Dsat | ξ=0 = LE sat ( 1 + 2V gt /LE sat − 1)
which could be further reduced to V gt , i.e., the V Dsat of ideal MOSFETs if E sat = ∞. As a comparison, calculated V Dsat using (12) is apparently erroneous for poly-Si TFTs, which actually is close to the value obtained by setting S = 0 in (10).
IV. CONCLUSION
For the first time, a physical-based full analytical expression for V Dsat of poly-Si TFTs is derived, which, after being simplified, can be used for straightforward V Dsat prediction with reasonable accuracy without measuring device output curves. The applicability of the formula is demonstrated by four different types of poly-Si TFTs.
